

**WHAT IS CLAIMED IS:**

1. A latency-independent interface between first and second hardware components, comprising:
  - a serial control data circuit that transmits a serial control data signal; and
  - a data circuit that transmits or receives data under the control of the serial data gate signal,

wherein the serial control data signal comprises information as to whether the data is one of split and non-split.
2. The latency-independent interface of claim 1, wherein the serial control data signal comprises information that the data is one of first split, continue split and last split.
3. The latency-independent interface of claim 1, wherein the serial control data signal comprises an amount of the data to be written during a write operation.
4. The latency-independent interface of claim 1, wherein the serial control data signal comprises an amount of the data to be read during a read operation.
5. The latency-independent interface of claim 1, wherein the serial control data signal comprises a codeword size of a current sector.
6. The latency-independent interface of claim 1, wherein the serial control data signal comprises a information if a succeeding serial control data is a continuation of a current serial control data.
7. The latency-independent interface of claim 1, wherein the serial control data signal comprises

during a write operation information as to a start of a sync mark and a start of write padding data, and

      during a read operation information that a sync mark was detected.

8.      The latency-independent interface of claim 1, further comprising a ready transceiver that transmits or receives a bi-directional ready signal.

9.      The latency-independent interface of claim 1, wherein the first hardware component comprises a disk controller and the second hardware component comprises a read channel.

10.     The latency-independent interface of claim 1, further comprising a sync mark transceiver that transmits or receives sync mark information.

11.     The latency-independent interface of claim 10, wherein during a write operation a first assertion of the sync mark information indicates a start of sync mark insertion and a second assertion of the sync mark information indicates a start of writing of padding data.

12.     A latency-independent interface between first and second hardware components, comprising:

      a serial control data circuit that transmits a serial control data signal;

      a data circuit that transmits or receives data under the control of the serial control data signal; and

      a sync mark transceiver that transmits or receives sync mark information,

      wherein during a write operation a first assertion by the first hardware component of the sync mark information indicates a start of sync mark insertion and a second assertion by the first hardware component of the sync mark information indicates a start of writing of padding data, and

during a read operation by the second hardware component information that a sync mark was detected.

13. The latency-independent interface of claim 12, wherein the first hardware component comprises a disk controller and the second hardware component comprises a read channel.

14. A latency-independent interface between first and second hardware components, comprising:

a serial control data circuit that transmits a serial control data signal;

a data circuit that transmits or receives data under the control of the serial data gate signal; and

a ready transceiver that transmits or receives a ready signal;

during a write operation the ready signal indicates the second hardware component is ready to receive data from the first hard component; and

during a read operation the ready signal indicates the first hardware component is ready to receive data from the second hard.

15. A latency-independent interface between first and second hardware components, comprising:

serial control transmitting means for transmitting a serial control data signal; and

data transceiver means for transmitting or receiving data under the control of the serial control data signal,

wherein the serial control data signal comprises information as to whether the data is one of split and non-split.

16. The latency-independent interface of claim 15, wherein the serial control data signal comprises information that the data is one of first split, continue split and last split.

17. The latency-independent interface of claim 15, wherein the serial control data signal comprises an amount of the data to be written during a write operation.

18. The latency-independent interface of claim 15, wherein the serial control data signal comprises an amount of the data to be read during a read operation.

19. The latency-independent interface of claim 15, wherein the serial control data signal comprises a codeword size of a current sector.

20. The latency-independent interface of claim 15, wherein the serial control data signal comprises a information if a succeeding serial control data is a continuation of a current serial control data.

21. The latency-independent interface of claim 15, wherein the serial control data signal comprises

    during a write operation information as to a start of a sync mark and a start of write padding data, and

    during a read operation information that a sync mark was detected.

22. The latency-independent interface of claim 15, further comprising a ready transceiver means for transmitting or receiving a bi-directional ready signal.

23. The latency-independent interface of claim 15, wherein the first hardware component comprises disk controller means and the second hardware component comprises read channel means.

24. The latency-independent interface of claim 15, further comprising a sync mark transceiver means for transmitting or receiving sync mark information.

25. The latency-independent interface of claim 24, wherein during a write operation a first assertion of the sync mark information indicates a start of sync mark insertion and a second assertion of the sync mark information indicates a start of writing of padding data.

26. A latency-independent interface between first and second hardware components, comprising:

serial control transmitting means for transmitting a serial control data signal;

data transceiver means for transmitting or receiving data under the control of the serial control data signal; and

sync mark transceiver means for transmitting or receiving sync mark information,

wherein during a write operation a first assertion by the first hardware component of the sync mark information indicates a start of sync mark insertion and a second assertion by the first hardware component of the sync mark information indicates a start of writing of padding data, and

during a read operation by the second hardware component information that a sync mark was detected.

27. The latency-independent interface of claim 26, wherein the first hardware component comprises disk controller means and the second hardware component comprises read channel means.

28. A latency-independent interface between first and second hardware components, comprising:

serial control transmitting means for transmitting a serial control data signal;

data transceiver means for transmitting or receiving data under the control of the serial control data signal; and

ready transceiver means for transmitting or receiving a ready signal;

during a write operation the ready signal indicates the second hardware component is ready to receive data from the first hard component; and

during a read operation the ready signal indicates the first hardware component is ready to receive data from the second hard component.

29. The latency-independent interface of claim 28, wherein the first hardware component comprises disk controller means and the second hardware component comprises read channel means.

30. The latency-independent interface of claim 14, wherein the first hardware component comprises a disk controller and the second hardware component comprises a read channel.

31. A method of transmitting and receiving signals between first and second hardware components, comprising the steps of:

transmitting a serial control data signal; and

transmitting or receiving data under the control of the serial control data signal,

wherein the serial control data signal comprises information as to whether the data is one of split and non-split.

32. The method of claim 31, wherein the serial control data signal comprises information that the data is one of first split, continue split and last split.

33. The method of claim 31, wherein the serial control data signal comprises an amount of the data to be written during a write operation.

34. The method of claim 31, wherein the serial control data signal comprises an amount of the data to be read during a read operation.

35. The method of claim 31, wherein the serial control data signal comprises a codeword size of a current sector.

36. The method of claim 31, wherein the serial control data signal comprises information if a succeeding serial control data is a continuation of a current serial control data.

37. The method of claim 31, wherein the serial control data signal comprises:

    during a write operation information as to a start of a sync mark and a start of write padding data, and

    during a read operation information that a sync mark was detected.

38. The method of claim 31, further comprising the step of transmitting or receiving a bi-directional ready signal.

39. The method of claim 31, wherein the first hardware component comprises a disk controller and the second hardware component comprises a read channel.

40. The method of claim 31, further comprising the step of transmitting or receiving sync mark information.

41. The method of claim 40, wherein during a write operation a first assertion of the sync mark information indicates a start of sync mark insertion and a second assertion of the sync mark information indicates a start of writing of padding data.

42. A method of transmitting and receiving signals between first and second hardware components, comprising the steps of:

transmitting a serial control data signal;

transmitting or receiving data under the control of the serial control data signal; and

transmitting or receiving sync mark information,

wherein during a write operation a first assertion by the first hardware component of the sync mark information indicates a start of sync mark insertion and a second assertion by the first hardware component of the sync mark information indicates a start of writing of padding data, and

        during a read operation by the second hardware component information that a sync mark was detected.

43. The method of claim 42, wherein the first hardware component comprises a disk controller and the second hardware component comprises a read channel.

44. A method of transmitting and receiving signals between first and second hardware components, comprising the steps of:

transmitting a serial control data signal;

transmitting or receiving data under the control of the serial control data signal; and

transmitting or receiving a ready signal;

        during a write operation the ready signal indicates the second hardware component is ready to receive data from the first hard component; and

        during a read operation the ready signal indicates the first hardware component is ready to receive data from the second hard component.

45. The method of claim 44, wherein the first hardware component comprises a disk controller and the second hardware component comprises a read channel.

46. A latency-independent interface between first and second hardware components, comprising:

a serial control data circuit that receives a serial control data signal; and

a data circuit that transmits or receives data under the control of the serial data gate signal,

wherein the serial control data signal comprises information as to whether the data is one of split and non-split.

47. The latency-independent interface of claim 46, wherein the serial control data signal comprises information that the data is one of first split, continue split and last split.

48. The latency-independent interface of claim 46, wherein the serial control data signal comprises an amount of the data to be written during a write operation.

49. The latency-independent interface of claim 46, wherein the serial control data signal comprises an amount of the data to be read during a read operation.

50. The latency-independent interface of claim 46, wherein the serial control data signal comprises a codeword size of a current sector.

51. The latency-independent interface of claim 46, wherein the serial control data signal comprises information if a succeeding serial control data is a continuation of a current serial control data.

52. The latency-independent interface of claim 46, wherein the serial control data signal comprises:

    during a write operation information as to a start of a sync mark and a start of write padding data, and

during a read operation information that a sync mark was detected.

53. The latency-independent interface of claim 46, further comprising a ready transceiver that transmits or receives a bi-directional ready signal.

54. The latency-independent interface of claim 46, wherein the first hardware component comprises a disk controller and the second hardware component comprises a read channel.

55. The latency-independent interface of claim 46, further comprising a sync mark transceiver that transmits or receives sync mark information.

56. The latency-independent interface of claim 55, wherein during a write operation a first assertion of the sync mark information indicates a start of sync mark insertion and a second assertion of the sync mark information indicates a start of writing of padding data.

57. A latency-independent interface between first and second hardware components, comprising:

a serial control data circuit that receives a serial control data signal;

a data circuit that transmits or receives data under the control of the serial control data signal; and

a sync mark transceiver that transmits or receives sync mark information,

wherein during a write operation a first assertion by the first hardware component of the sync mark information indicates a start of sync mark insertion and a second assertion by the first hardware component of the sync mark information indicates a start of writing of padding data, and

during a read operation by the second hardware component information that a sync mark was detected.

58. The latency-independent interface of claim 57, wherein the first hardware component comprises a disk controller and the second hardware component comprises a read channel.

59. A latency-independent interface between first and second hardware components, comprising:

    a serial control data circuit that receives a serial control data signal;

    a data circuit that transmits or receives data under the control of the serial data gate signal; and

    a ready transceiver that transmits or receives a ready signal;

    during a write operation the ready signal indicates the second hardware component is ready to receive data from the first hard component; and

    during a read operation the ready signal indicates the first hardware component is ready to receive data from the second hard.

60. A latency-independent interface between first and second hardware components, comprising:

    serial control receiving means for receiving a serial control data signal; and

    data transceiver means for transmitting or receiving data under the control of the serial control data signal,

    wherein the serial control data signal comprises information as to whether the data is one of split and non-split.

61. The latency-independent interface of claim 60, wherein the serial control data signal comprises information that the data is one of first split, continue split and last split.

62. The latency-independent interface of claim 60, wherein the serial control data signal comprises an amount of the data to be written during a write operation.

63. The latency-independent interface of claim 60, wherein the serial control data signal comprises an amount of the data to be read during a read operation.

64. The latency-independent interface of claim 60, wherein the serial control data signal comprises a codeword size of a current sector.

65. The latency-independent interface of claim 60, wherein the serial control data signal comprises information if a succeeding serial control data is a continuation of a current serial control data.

66. The latency-independent interface of claim 60, wherein the serial control data signal comprises

during a write operation information as to a start of a sync mark and a start of write padding data, and

during a read operation information that a sync mark was detected.

67. The latency-independent interface of claim 60, further comprising a ready transceiver means for transmitting or receiving a bi-directional ready signal.

68. The latency-independent interface of claim 60, wherein the first hardware component comprises disk controller means and the second hardware component comprises read channel means.

69. The latency-independent interface of claim 60, further comprising a sync mark transceiver means for transmitting or receiving sync mark information.

70. The latency-independent interface of claim 69, wherein during a write operation a first assertion of the sync mark information indicates a start of sync mark insertion

and a second assertion of the sync mark information indicates a start of writing of padding data.

71. A latency-independent interface between first and second hardware components, comprising:

serial control receiving means for receiving a serial control data signal;

data transceiver means for transmitting or receiving data under the control of the serial control data signal; and

sync mark transceiver means for transmitting or receiving sync mark information,

wherein during a write operation a first assertion by the first hardware component of the sync mark information indicates a start of sync mark insertion and a second assertion by the first hardware component of the sync mark information indicates a start of writing of padding data, and

during a read operation by the second hardware component information that a sync mark was detected.

72. The latency-independent interface of claim 71, wherein the first hardware component comprises disk controller means and the second hardware component comprises read channel means.

73. A latency-independent interface between first and second hardware components, comprising:

serial control receiving means for receiving a serial control data signal;

data transceiver means for transmitting or receiving data under the control of the serial control data signal; and

ready transceiver means for transmitting or receiving a ready signal;

during a write operation the ready signal indicates the second hardware component is ready to receive data from the first hard component; and

during a read operation the ready signal indicates the first hardware component is ready to receive data from the second hard component.

74. The latency-independent interface of claim 73, wherein the first hardware component comprises disk controller means and the second hardware component comprises read channel means.

75. The latency-independent interface of claim 59, wherein the first hardware component comprises a disk controller and the second hardware component comprises a read channel.

76. A method of transmitting and receiving signals between first and second hardware components, comprising the steps of:

receiving a serial control data signal; and

transmitting or receiving data under the control of the serial control data signal,

wherein the serial control data signal comprises information as to whether the data is one of split and non-split.

77. The method of claim 76, wherein the serial control data signal comprises information that the data is one of first split, continue split and last split.

78. The method of claim 76, wherein the serial control data signal comprises an amount of the data to be written during a write operation.

79. The method of claim 76, wherein the serial control data signal comprises an amount of the data to be read during a read operation.

80. The method of claim 76, wherein the serial control data signal comprises a codeword size of a current sector.

81. The method of claim 76, wherein the serial control data signal comprises information if a succeeding serial control data is a continuation of a current serial control data.

82. The method of claim 76, wherein the serial control data signal comprises  
during a write operation information as to a start of a sync mark and a start of  
write padding data, and  
during a read operation information that a sync mark was detected.

83. The method of claim 76, further comprising the step of transmitting or receiving  
a bi-directional ready signal.

84. The method of claim 76, wherein the first hardware component comprises a disk  
controller and the second hardware component comprises a read channel.

85. The method of claim 76, further comprising the step of transmitting or receiving  
sync mark information.

86. The method of claim 85, wherein during a write operation a first assertion of the  
sync mark information indicates a start of sync mark insertion and a second assertion  
of the sync mark information indicates a start of writing of padding data.

87. A method of transmitting and receiving signals between first and second  
hardware components, comprising the steps of:

receiving a serial control data signal;  
transmitting or receiving data under the control of the serial control data  
signal; and

transmitting or receiving sync mark information,

wherein during a write operation a first assertion by the first hardware component of the sync mark information indicates a start of sync mark insertion and a second assertion by the first hardware component of the sync mark information indicates a start of writing of padding data, and

during a read operation by the second hardware component information that a sync mark was detected.

88. The method of claim 86, wherein the first hardware component comprises a disk controller and the second hardware component comprises a read channel.

89. A method of transmitting and receiving signals between first and second hardware components, comprising the steps of:

receiving a serial control data signal;

transmitting or receiving data under the control of the serial control data signal; and

transmitting or receiving a ready signal;

during a write operation the ready signal indicates the second hardware component is ready to receive data from the first hard component; and

during a read operation the ready signal indicates the first hardware component is ready to receive data from the second hard component.

90. The method of claim 89, wherein the first hardware component comprises a disk controller and the second hardware component comprises a read channel.

91. A computer program for transmitting and receiving signals between first and second hardware components, comprising the steps of:

receiving a serial control data signal; and

transmitting or receiving data under the control of the serial control data signal,

wherein the serial control data signal comprises information as to whether the data is one of split and non-split.

92. The computer program of claim 91, wherein the serial control data signal comprises information that the data is one of first split, continue split and last split.

93. The computer program of claim 91, wherein the serial control data signal comprises an amount of the data to be written during a write operation.

94. The computer program of claim 91, wherein the serial control data signal comprises an amount of the data to be read during a read operation.

95. The computer program of claim 91, wherein the serial control data signal comprises a codeword size of a current sector.

96. The computer program of claim 91, wherein the serial control data signal comprises information if a succeeding serial control data is a continuation of a current serial control data.

97. The computer program of claim 91, wherein the serial control data signal comprises:

    during a write operation information as to a start of a sync mark and a start of write padding data, and

    during a read operation information that a sync mark was detected.

98. The computer program of claim 91, further comprising the step of transmitting or receiving a bi-directional ready signal.

99. The computer program of claim 91, wherein the first hardware component comprises a disk controller and the second hardware component comprises a read channel.

100. The computer program of claim 91, further comprising the step of transmitting or receiving sync mark information.

101. The computer program of claim 100, wherein during a write operation a first assertion of the sync mark information indicates a start of sync mark insertion and a second assertion of the sync mark information indicates a start of writing of padding data.

102. A computer program for transmitting and receiving signals between first and second hardware components, comprising the steps of:

receiving a serial control data signal;

transmitting or receiving data under the control of the serial control data signal; and

transmitting or receiving sync mark information,

wherein during a write operation a first assertion by the first hardware component of the sync mark information indicates a start of sync mark insertion and a second assertion by the first hardware component of the sync mark information indicates a start of writing of padding data, and

during a read operation by the second hardware component information that a sync mark was detected.

103. The computer program of claim 102, wherein the first hardware component comprises a disk controller and the second hardware component comprises a read channel.

104. A computer program for transmitting and receiving signals between first and second hardware components, comprising the steps of:

receiving a serial control data signal;

transmitting or receiving data under the control of the serial control data signal; and

transmitting or receiving a ready signal;

during a write operation the ready signal indicates the second hardware component is ready to receive data from the first hard component; and

during a read operation the ready signal indicates the first hardware component is ready to receive data from the second hard component.

105. The computer program of claim 104, wherein the first hardware component comprises a disk controller and the second hardware component comprises a read channel.

106. A computer program for transmitting and receiving signals between first and second hardware components, comprising the steps of:

transmitting a serial control data signal; and

transmitting or receiving data under the control of the serial control data signal,

wherein the serial control data signal comprises information as to whether the data is one of split and non-split.

107. The computer program of claim 106, wherein the serial control data signal comprises information that the data is one of first split, continue split and last split.

108. The computer program of claim 106, wherein the serial control data signal comprises an amount of the data to be written during a write operation.

109. The computer program of claim 106, wherein the serial control data signal comprises an amount of the data to be read during a read operation.

110. The computer program of claim 106, wherein the serial control data signal comprises a codeword size of a current sector.

111. The computer program of claim 106, wherein the serial control data signal comprises a information if a succeeding serial control data is a continuation of a current serial control data.

112. The computer program of claim 106, wherein the serial control data signal comprises:

    during a write operation information as to a start of a sync mark and a start of write padding data, and

    during a read operation information that a sync mark was detected.

113. The computer program of claim 106, further comprising the step of transmitting or receiving a bi-directional ready signal.

114. The computer program of claim 106, wherein the first hardware component comprises a disk controller and the second hardware component comprises a read channel.

115. The computer program of claim 106, further comprising the step of transmitting or receiving sync mark information.

116. The computer program of claim 115, wherein during a write operation a first assertion of the sync mark information indicates a start of sync mark insertion and a second assertion of the sync mark information indicates a start of writing of padding data.

117. A computer program for transmitting and receiving signals between first and second hardware components, comprising the steps of:

transmitting a serial control data signal;

transmitting or receiving data under the control of the serial control data signal; and

transmitting or receiving sync mark information,

wherein during a write operation a first assertion by the first hardware component of the sync mark information indicates a start of sync mark insertion and a second assertion by the first hardware component of the sync mark information indicates a start of writing of padding data, and

during a read operation by the second hardware component information that a sync mark was detected.

118. The computer program of claim 117, wherein the first hardware component comprises a disk controller and the second hardware component comprises a read channel.

119. A computer program for transmitting and receiving signals between first and second hardware components, comprising the steps of:

transmitting a serial control data signal;

transmitting or receiving data under the control of the serial control data signal; and

transmitting or receiving a ready signal;

during a write operation the ready signal indicates the second hardware component is ready to receive data from the first hard component; and

during a read operation the ready signal indicates the first hardware component is ready to receive data from the second hard component.

120. The computer program of claim 119, wherein the first hardware component comprises a disk controller and the second hardware component comprises a read channel.

121. A data transmission system comprising:

    a first component comprising:

        a serial control transmitter circuit that transmits a serial control data signal; and

        a first data transceiver circuit that transmits or receives data under the control of the serial control data signal,

    a second component comprising:

        a serial control receiver circuit that receives the serial control data signal; and

        a second data transceiver circuit that transmits or receives the data under the control of the serial control data signal,

    wherein the serial control data signal comprises information as to whether the data is one of split and non-split.

122. The latency-independent interface of claim 121, wherein the serial control data signal comprises information that the data is one of first split, continue split and last split.

123. The latency-independent interface of claim 121, wherein the serial control data signal comprises an amount of the data to be written during a write operation.

124. The latency-independent interface of claim 121, wherein the serial control data signal comprises an amount of the data to be read during a read operation.

125. The latency-independent interface of claim 121, wherein the serial control data signal comprises a codeword size of a current sector.

126. The latency-independent interface of claim 121, wherein the serial control data signal comprises a information if a succeeding serial control data is a continuation of a current serial control data.

127. The latency-independent interface of claim 121, wherein the serial control data signal comprises:

    during a write operation information as to a start of a sync mark and a start of write padding data, and

    during a read operation information that a sync mark was detected.

128. The latency-independent interface of claim 121, wherein the first component further comprises a first ready transceiver that transmits or receives a bi-directional ready signal and wherein the second component further comprising a second ready transceiver that transmits or receives the bi-directional ready signal.

129. The latency-independent interface of claim 121, wherein said first hardware component comprises a disk controller and said second hardware component comprises a read channel.

130. The latency-independent interface of claim 121, wherein the first component further comprises a first sync mark transceiver that transmits or receives sync mark information and wherein the second component further comprises a second sync mark transceiver that transmits or receives the sync mark information.

131. The latency-independent interface of claim 130, wherein during a write operation a first assertion of the sync mark information indicates a start of sync mark

insertion and a second assertion of the sync mark information indicates a start of writing of padding data.

132. A data transmission system comprising:

a first component comprising:

a serial control transmitter circuit that transmits a serial control data signal; and

a first data transceiver circuit that transmits or receives data under the control of the serial control data signal,

a second component comprising:

a serial control receiver circuit that receives the serial control data signal; and

a second data transceiver circuit that transmits or receives the data under the control of the serial control data signal,

wherein during a write operation a first assertion by said first hardware component of the sync mark information indicates a start of sync mark insertion and a second assertion by said first hardware component of the sync mark information indicates a start of writing of padding data, and

during a read operation by said second hardware component information that a sync mark was detected.

133. The latency-independent interface of claim 132, wherein said first hardware component comprises a disk controller and said second hardware component comprises a read channel.

134. A data transmission system comprising:

a first component comprising:

a serial control transmitter circuit that transmits a serial control data signal;

a first data transceiver circuit that transmits or receives data under the control of the serial control data signal; and

a first ready transceiver that transmits or receives a ready signal,

a second component comprising:

a serial control receiver circuit that receives the serial control data signal; and

a second data transceiver circuit that transmits or receives the data under the control of the serial control data signal;

a second ready transceiver that transmits or receives the ready signal,

wherein during a write operation the ready signal indicates said second hardware component is ready to receive data from the first hard component; and

wherein during a read operation the ready signal indicates said first hardware component is ready to receive data from the second hard.

135. A data transmission system comprising:

first component means comprising:

serial control transmitter means for transmitting a serial control data signal; and

first data transceiver means for transmitting or receiving data under the control of the serial control data signal,

second component means comprising:

serial control receiver means for receiving the serial control data signal; and

a second data transceiver means for transmitting or receiving the data under the control of the serial control data signal,

wherein the serial control data signal comprises information as to whether the data is one of split and non-split.

136. The latency-independent interface of claim 135, wherein the serial control data signal comprises information that the data is one of first split, continue split and last split.

137. The latency-independent interface of claim 135, wherein the serial control data signal comprises an amount of the data to be written during a write operation.

138. The latency-independent interface of claim 135, wherein the serial control data signal comprises an amount of the data to be read during a read operation.

139. The latency-independent interface of claim 135, wherein the serial control data signal comprises a codeword size of a current sector.

140. The latency-independent interface of claim 135, wherein the serial control data signal comprises a information if a succeeding serial control data is a continuation of a current serial control data.

141. The latency-independent interface of claim 135, wherein the serial control data signal comprises

    during a write operation information as to a start of a sync mark and a start of write padding data, and

    during a read operation information that a sync mark was detected.

142. The latency-independent interface of claim 135, wherein said first component means further comprises first ready transceiver means for transmitting or receiving a

bi-directional ready signal, and wherein said second component means further comprises second ready transceiver means for transmitting or receiving the bi-directional ready signal.

143. The latency-independent interface of claim 135, wherein said first hardware component comprises disk controller means and said second hardware component comprises read channel means.

144. The latency-independent interface of claim 135, wherein said first component means further comprises first sync mark transceiver means for transmitting or receiving sync mark information, and wherein said second component means further comprises second sync mark transceiver means for transmitting or receiving the sync mark information.

145. The latency-independent interface of claim 144, wherein during a write operation a first assertion of the sync mark information indicates a start of sync mark insertion and a second assertion of the sync mark information indicates a start of writing of padding data.

146. A data transmission system comprising:

first component means comprising:

serial control transmitter means for transmitting a serial control data signal; and

first data transceiver means for transmitting or receiving data under the control of the serial control data signal,

second component means comprising:

serial control receiver means for receiving the serial control data signal; and

second data transceiver means for transmitting or receiving the data under the control of the serial control data signal,

wherein during a write operation a first assertion by said first hardware component means of the sync mark information indicates a start of sync mark insertion and a second assertion by said first hardware component means of the sync mark information indicates a start of writing of padding data, and

during a read operation by said second hardware component means information that a sync mark was detected.

147. The latency-independent interface of claim 146, wherein said first hardware component means comprises disk controller means and said second hardware component means comprises read channel means.

148. A data transmission system comprising:

first component means comprising:

serial control transmitter means for transmitting a serial control data signal;

first data transceiver means for transmitting or receiving data under the control of the serial control data signal; and

first ready transceiver for transmitting or receiving a ready signal,

second component means comprising:

serial control receiver means for receiving the serial control data signal;

and

second data transceiver means for transmitting or receiving the data under the control of the serial control data signal;

second ready transceiver for transmitting or receiving the ready signal,

wherein during a write operation the ready signal indicates said second hardware component means is ready to receive data from the first hard component means; and

wherein during a read operation the ready signal indicates said first hardware component means is ready to receive data from the second hard.

149. The latency-independent interface of claim 148, wherein said first hardware component means comprises disk controller means and said second hardware component means comprises read channel means.

150. The latency-independent interface of claim 134, wherein said first hardware component means comprises a disk controller and said second hardware component means comprises a read channel.

151. A method of transmitting and receiving signals between first and second hardware components, comprising the steps of:

transmitting a serial control data signal from the first component;

receiving the serial control data signal by the second component;

transmitting or receiving data under the control of the serial control data signal by the first component; and

transmitting or receiving the data under the control of the serial control data signal by the second component,

wherein the serial control data signal comprises information as to whether the data is one of split and non-split.

152. The method of claim 151, wherein the serial control data signal comprises information that the data is one of first split, continue split and last split.

153. The method of claim 151, wherein the serial control data signal comprises an amount of the data to be written during a write operation.

154. The method of claim 151, wherein the serial control data signal comprises an amount of the data to be read during a read operation.

155. The method of claim 151, wherein the serial control data signal comprises a codeword size of a current sector.

156. The method of claim 151, wherein the serial control data signal comprises information if a succeeding serial control data is a continuation of a current serial control data.

157. The method of claim 151, wherein the serial control data signal comprises  
during a write operation information as to a start of a sync mark and a start of  
write padding data, and  
during a read operation information that a sync mark was detected.

158. The method of claim 151, further comprising the step of transmitting or receiving a bi-directional ready signal by the first component and transmitting or receiving the bi-directional ready signal by the second component.

159. The method of claim 151, wherein said first hardware component comprises a disk controller and said second hardware component comprises a read channel.

160. The method of claim 151, further comprising the step of transmitting or receiving sync mark information by the first component, and transmitting or receiving the sync mark information by the second component.

161. The method of claim 160, wherein during a write operation a first assertion of the sync mark information indicates a start of sync mark insertion and a second assertion of the sync mark information indicates a start of writing of padding data.

162. A method of transmitting and receiving signals between first and second hardware components, comprising the steps of:

transmitting a serial control data signal by the first component;

transmitting the serial control data signal by the second component;

transmitting or receiving data under the control of the serial control data signal by the first component;

transmitting or receiving the data under the control of the serial control data signal by the second component;

transmitting or receiving sync mark information by the first component; and

transmitting or receiving sync the mark information by the second component,

wherein during a write operation a first assertion by the first hardware component of the sync mark information indicates a start of sync mark insertion and a second assertion by the first hardware component of the sync mark information indicates a start of writing of padding data, and

during a read operation by the second hardware component information that a sync mark was detected.

163. The method of claim 162, wherein the first hardware component comprises a disk controller and the second hardware component comprises a read channel.

164. A method of transmitting and receiving signals between first and second hardware components, comprising the steps of:

transmitting a serial control data signal by the first component;

transmitting the serial control data signal by the second component;

transmitting or receiving data under the control of the serial control data signal by the first component;

transmitting or receiving data under the control of the serial control data signal by the second component;

transmitting or receiving a ready signal by the first component; and

transmitting or receiving the ready signal by the second component;

during a write operation the ready signal indicates said second hardware component is ready to receive data from the first hard component; and

during a read operation the ready signal indicates said first hardware component is ready to receive data from the second hard component.

165. The method of claim 164, wherein the first hardware component comprises a disk controller and the second hardware component comprises a read channel.

166. A latency-independent interface between a first hardware component having a controller and a second hardware component, comprising:

a clock circuit that receives a clock signal;

a data circuit that transmits or receives data;

a sync mark receive circuit to receive a sync mark signal; and

a data gate circuit that transmits a data gate signal,

wherein during a read operation after the data gate signal is transmitted, the controller counts the clock signal when the sync mark is received and when the count is equal the amount of data to be read, a time period is dropped from the clock signal.

167. A latency-independent interface according to Claim 166, wherein the time period is one cycle.

168. A latency-independent interface according to Claim 166, wherein after the count is equal to the amount of data to be read, the controller transmits the length of the data to be read.

169. A latency-independent interface according to Claim 166, wherein the data comprises a header indicating a number of sync fields for each data gate signal and a tail indicating bytes to be written for each data gate signal.

170. A latency-independent interface between a first hardware component having a controller and a second hardware component, comprising:

- a clock circuit that transmits a clock signal;
- a data circuit that transmits or receives data;
- a sync mark transmit circuit to transmit a sync mark signal; and
- a data gate circuit that receives a data gate signal,

wherein during a read operation after the data gate signal is received, the controller counts the clock signal when the sync mark is received and when the count is equal the amount of data to be read, a time period is dropped from the clock signal.

171. A latency-independent interface according to Claim 170, wherein the time period is one cycle.

172. A latency-independent interface according to Claim 170, wherein after the count is equal to the amount of data to be read, the controller transmits the length of the data to be read.

173. A latency-independent interface according to Claim 170, wherein the data comprises a header indicating a number of sync fields for each data gate signal and a tail indicating bytes to be written for each data gate signal.

174. A latency-independent interface between a first hardware component having a controller and a second hardware component, comprising:

a data circuit that transmits or receives data; and

a parser circuit,

wherein said parser circuit parses the data comprising a header indicating a number of sync fields for each data gate signal and a tail indicating bytes to be written for each data gate signal.

175. The latency-independent interface of claim 166, wherein the first hardware component comprises a disk controller and the second hardware component comprises a read channel.

176. The latency-independent interface of claim 170, wherein the first hardware component comprises a disk controller and the second hardware component comprises a read channel.

177. The latency-independent interface of claim 174, wherein the first hardware component comprises a disk controller and the second hardware component comprises a read channel.

178. A data transmission system comprising:

a first hardware component comprising:

a controller;

a first clock circuit that receives a clock signal;

a first data circuit that transmits or receives data;

a first sync mark receive circuit to receive a sync mark signal; and

a first data gate circuit that transmits a data gate signal; and

a second hardware component comprising:

a second clock circuit that transmits the clock signal;  
a second data circuit that transmits or receives the data;  
a second sync mark transmit circuit to transmit the sync mark signal; and  
a second data gate circuit that receives the data gate signal; and

wherein during a read operation after the data gate signal is transmitted, said controller counts the clock signal when the sync mark is received and when the count is equal the amount of data to be read, a time period is dropped from the clock signal.

179. A latency-independent interface according to Claim 178, wherein the time period is one cycle.

180. A latency-independent interface according to Claim 178, wherein after the count is equal to the amount of data to be read, said controller transmits the length of the data to be read.

181. A latency-independent interface according to Claim 178, wherein the data comprises a header indicating a number of sync fields for each data gate signal and a tail indicating bytes to be written for each data gate signal.

182. The latency-independent interface of claim 181, wherein said first hardware component comprises a disk controller and said second hardware component comprises a read channel.

183. A data transmission system comprising:

a first hardware component comprising:

a controller; and

a first data circuit that transmits or receives data; and

a second hardware component, comprising:

a second data circuit that transmits or receives the data; and  
a parser circuit,

wherein said parser circuit parses the data comprising a header indicating a number of sync fields for each data gate signal and a tail indicating bytes to be written for each data gate signal.

184. The latency-independent interface of claim 183, wherein the first hardware component comprises a disk controller and the second hardware component comprises a read channel.

185. A latency-independent interface between a first hardware component having a controller and a second hardware component, comprising:

clock means for receiving a clock signal;  
transceiver means for transmitting or receiving data;  
sync mark receiving means to receive a sync mark signal; and  
data gate means for transmitting a data gate signal,

wherein during a read operation after the data gate signal is transmitted, the controller counts the clock signal when the sync mark is received and when the count is equal the amount of data to be read, a time period is dropped from the clock signal.

186. A latency-independent interface according to Claim 185, wherein the time period is one cycle.

187. A latency-independent interface according to Claim 185, wherein after the count is equal to the amount of data to be read, the controller transmits the length of the data to be read.

188. A latency-independent interface according to Claim 185, wherein the data comprises a header indicating a number of sync fields for each data gate signal and a tail indicating bytes to be written for each data gate signal.

189. A latency-independent interface between a first hardware component having a controller and a second hardware component, comprising:

clock means for transmitting a clock signal;

transceiver means for transmitting or receiving data;

sync mark transmitting means for transmitting a sync mark signal; and

data gate means for receiving a data gate signal,

wherein during a read operation after the data gate signal is received, the controller counts the clock signal when the sync mark is received and when the count is equal the amount of data to be read, a time period is dropped from the clock signal.

190. A latency-independent interface according to Claim 189, wherein the time period is one cycle.

191. A latency-independent interface according to Claim 189, wherein after the count is equal to the amount of data to be read, the controller transmits the length of the data to be read.

192. A latency-independent interface according to Claim 189, wherein the data comprises a header indicating a number of sync fields for each data gate signal and a tail indicating bytes to be written for each data gate signal.

193. A latency-independent interface between a first hardware component having a controller and a second hardware component, comprising:

transceiver means for transmitting or receiving data; and

parser means for parsing the data,

wherein said parser means parses the data comprising a header indicating a number of sync fields for each data gate signal and a tail indicating bytes to be written for each data gate signal.

194. The latency-independent interface of claim 185, wherein the first hardware component comprises disk controller means and the second hardware component comprises a read channel means.

195. The latency-independent interface of claim 189, wherein the first hardware component comprises disk controller means and the second hardware component comprises read channel means.

196. The latency-independent interface of claim 193, wherein the first hardware component comprises disk controller and the second hardware component comprises read channel means.

197. A data transmission system comprising:

first hardware means comprising:

controller means for controlling said first hardware component;

first clock means for receiving a clock signal;

first transceiver means for transmitting or receiving data;

first sync mark receiving means to receive a sync mark signal; and

first data gate means for transmitting a data gate signal; and

second hardware means comprising:

second clock means for transmitting the clock signal;

second transceiver means for transmitting or receiving the data;

second sync mark transmitting means for transmitting the sync mark signal; and

second data gate means for receiving the data gate signal; and

wherein during a read operation after the data gate signal is transmitted, said controller means counts the clock signal when the sync mark is received and when the count is equal the amount of data to be read, a time period is dropped from the clock signal.

198. A latency-independent interface according to Claim 197, wherein the time period is one cycle.

199. A latency-independent interface according to Claim 197, wherein after the count is equal to the amount of data to be read, said controller means transmits the length of the data to be read.

200. A latency-independent interface according to Claim 197, wherein the data comprises a header indicating a number of sync fields for each data gate signal and a tail indicating bytes to be written for each data gate signal.

200. The latency-independent interface of claim 197, wherein said first hardware means comprises disk controller means and said second hardware means comprises read channel means.

201. A data transmission system comprising:

first hardware means comprising:

controller means for controlling said first hardware means, and

first transceiver means for transmitting or receiving data; and

second hardware means, comprising:

second transceiver means for transmitting or receiving the data; and

parser means,

wherein said parser means parses the data comprising a header indicating a number of sync fields for each data gate signal and a tail indicating bytes to be written for each data gate signal.

202. The latency-independent interface of claim 201, wherein the first hardware means comprises disk controller means and the second hardware means comprises read channel means.

203. A method of transmitting and receiving signals between a first hardware component having a controller and a second hardware component, comprising the steps of:

- receiving a clock signal;
- transmitting or receiving data;
- receiving a sync mark signal; and
- transmitting a data gate signal,

wherein during a read operation after the data gate signal is transmitted, the clock signal is counted when the sync mark is received and when the count is equal the amount of data to be read, a time period is dropped from the clock signal.

204. A method according to Claim 203, wherein the time period is one cycle.

205. A method according to Claim 203, wherein after the count is equal to the amount of data to be read, the controller transmits the length of the data to be read.

206. A method according to Claim 203, wherein the data comprises a header indicating a number of sync fields for each data gate signal and a tail indicating bytes to be written for each data gate signal.

207. A method of transmitting and receiving signals between a first hardware component having a controller and a second hardware component, comprising the steps of:

clock means for transmitting a clock signal;  
transceiver means for transmitting or receiving data;  
transmitting a sync mark signal; and  
receiving a data gate signal,

wherein during a read operation after the data gate signal is received, the clock signal is counted when the sync mark is received and when the count is equal the amount of data to be read, a time period is dropped from the clock signal.

208. A method according to Claim 207, wherein the time period is one cycle.

209. A method according to Claim 207, wherein after the count is equal to the amount of data to be read, transmitting the length of the data to be read.

210. A method according to Claim 207, wherein the data comprises a header indicating a number of sync fields for each data gate signal and a tail indicating bytes to be written for each data gate signal.

211. A method of transmitting and receiving signals between a first hardware component having a controller and a second hardware component, comprising the steps of:

transmitting or receiving data; and  
parsing the data, the data comprising a header indicating a number of sync fields for each data gate signal and a tail indicating bytes to be written for each data gate signal.

212. A computer program for transmitting and receiving signals between first and second hardware components, comprising the steps of:

transmitting a serial control data signal from the first component;

receiving the serial control data signal by the second component;

transmitting or receiving data under the control of the serial control data signal by the first component; and

transmitting or receiving the data under the control of the serial control data signal by the second component,

wherein the serial control data signal comprises information as to whether the data is one of split and non-split.

213. The computer program of claim 212, wherein the serial control data signal comprises information that the data is one of first split, continue split and last split.

214. The computer program of claim 212, wherein the serial control data signal comprises an amount of the data to be written during a write operation.

215. The computer program of claim 212, wherein the serial control data signal comprises an amount of the data to be read during a read operation.

216. The computer program of claim 212, wherein the serial control data signal comprises a codeword size of a current sector.

217. The computer program of claim 212, wherein the serial control data signal comprises information if a succeeding serial control data is a continuation of a current serial control data.

218. The computer program of claim 212, wherein the serial control data signal comprises

during a write operation information as to a start of a sync mark and a start of write padding data, and

      during a read operation information that a sync mark was detected.

219. The computer program of claim 212, further comprising the step of transmitting or receiving a bi-directional ready signal by the first component and transmitting or receiving the bi-directional ready signal by the second component.

220. The computer program of claim 212, wherein said first hardware component comprises a disk controller and said second hardware component comprises a read channel.

221. The computer program of claim 212, further comprising the step of transmitting or receiving sync mark information by the first component, and transmitting or receiving the sync mark information by the second component.

222. The computer program of claim 221, wherein during a write operation a first assertion of the sync mark information indicates a start of sync mark insertion and a second assertion of the sync mark information indicates a start of writing of padding data.

223. A computer program for transmitting and receiving signals between first and second hardware components, comprising the steps of:

      transmitting a serial control data signal by the first component;

      transmitting the serial control data signal by the second component;

      transmitting or receiving data under the control of the serial control data signal by the first component;

      transmitting or receiving the data under the control of the serial control data signal by the second component;

transmitting or receiving sync mark information by the first component; and transmitting or receiving sync the mark information by the second component,

wherein during a write operation a first assertion by the first hardware component of the sync mark information indicates a start of sync mark insertion and a second assertion by the first hardware component of the sync mark information indicates a start of writing of padding data, and

during a read operation by the second hardware component information that a sync mark was detected.

224. The computer program of claim 223, wherein the first hardware component comprises a disk controller and the second hardware component comprises a read channel.

225. A computer program for transmitting and receiving signals between first and second hardware components, comprising the steps of:

transmitting a serial control data signal by the first component;

transmitting the serial control data signal by the second component;

transmitting or receiving data under the control of the serial control data signal by the first component;

transmitting or receiving data under the control of the serial control data signal by the second component;

transmitting or receiving a ready signal by the first component; and

transmitting or receiving the ready signal by the second component;

during a write operation the ready signal indicates said second hardware component is ready to receive data from the first hard component; and

during a read operation the ready signal indicates said first hardware component is ready to receive data from the second hard component.

225. The computer program of claim 224, wherein the first hardware component comprises a disk controller and the second hardware component comprises a read channel.

226. A computer program for transmitting and receiving signals between a first hardware component having a controller and a second hardware component, comprising the steps of:

- receiving a clock signal;
- transmitting or receiving data;
- receiving a sync mark signal; and
- transmitting a data gate signal,

wherein during a read operation after the data gate signal is transmitted, the clock signal is counted when the sync mark is received and when the count is equal the amount of data to be read, a time period is dropped from the clock signal.

227. A method according to Claim 226, wherein the time period is one cycle.

228. A method according to Claim 226, wherein after the count is equal to the amount of data to be read, the controller transmits the length of the data to be read.

229. A method according to Claim 226, wherein the data comprises a header indicating a number of sync fields for each data gate signal and a tail indicating bytes to be written for each data gate signal.

230. A computer program for transmitting and receiving signals between a first hardware component having a controller and a second hardware component, comprising the steps of:

- clock means for transmitting a clock signal;
- transceiver means for transmitting or receiving data;

transmitting a sync mark signal; and

receiving a data gate signal,

wherein during a read operation after the data gate signal is received, the clock signal is counted when the sync mark is received and when the count is equal the amount of data to be read, a time period is dropped from the clock signal.

231. A method according to Claim 230, wherein the time period is one cycle.

232. A method according to Claim 230, wherein after the count is equal to the amount of data to be read, transmitting the length of the data to be read.

233. A method according to Claim 230, wherein the data comprises a header indicating a number of sync fields for each data gate signal and a tail indicating bytes to be written for each data gate signal.

231. A computer program for transmitting and receiving signals between a first hardware component having a controller and a second hardware component, comprising the steps of:

transmitting or receiving data; and

parsing the data, the data comprising a header indicating a number of sync fields for each data gate signal and a tail indicating bytes to be written for each data gate signal.

232. A latency-independent interface between first and second hardware components, comprising:

a read/write control circuit to receive a read/write control signal;

a data valid control circuit to receive a data valid control signal;

a read/write gate circuit to receive a read/write gate control signal;

a data transceiver to transmit and receive user data; and  
an external write gate circuit to provide an external write gate signal,  
wherein during a write operation the read/write signal indicates a write operation,

wherein at a first time the data valid control signal is asserted for a first period of time less than a codeword of the user data, and

wherein at a second time the read/write gate control signal is asserted, the external write gate circuit is asserted for second period of time greater than plural codeword of the user data.

283. A read/write channel for a storage media, comprising:

a read/write control circuit to receive a read/write control signal;  
a data valid control circuit to receive a data valid control signal;  
a read/write gate circuit to receive a read/write gate control signal;  
a data transceiver to transmit and receive user data; and  
an external write gate circuit to provide an external write gate signal,  
wherein during a write operation the read/write signal indicates a write operation,

wherein at a first time the data valid control signal is asserted for a first period of time less than a codeword of the user data, and

wherein at a second time the read/write gate control signal is asserted, the external write gate circuit is asserted for second period of time greater than plural codeword of the user data.

234. A latency-independent interface between first and second hardware components, comprising:

a read/write control circuit to receive a read/write control signal;  
a data valid control circuit to provide a data valid control signal;  
a read/write gate circuit to receive a read/write gate control signal;  
a data transceiver to transmit and receive user data; and  
an internal gate circuit to provide an internal read gate signal,

wherein during a read operation the read/write signal indicates a read operation,

wherein at a first time the read/write gate is asserted for a first time period,

wherein at the first time the internal read gate is asserted for a second time period greater than the first time period,

wherein at a second time the data valid control signal is asserted for a third period of time greater than a codeword of the user data.

235. A read/write channel for a storage media, comprising:

a read/write control circuit to receive a read/write control signal;  
a data valid control circuit to provide a data valid control signal;  
a read/write gate circuit to receive a read/write gate control signal;  
a data transceiver to transmit and receive user data; and  
an internal gate circuit to provide an internal read gate signal,

wherein during a read operation the read/write signal indicates a read operation,

wherein at a first time the read/write gate is asserted for a first time period,

wherein at the first time the internal read gate is asserted for a second time period greater than the first time period,

wherein at a second time the data valid control signal is asserted for a third period of time greater than a codeword of the user data.

236. A latency-independent interface between first and second hardware components, comprising:

read/write control means for receiving a read/write control signal;

data valid control means for receiving a data valid control signal;

read/write gate means for receiving a read/write gate control signal;

data transceiver means for transmitting and receiving user data; and

external write gate means for providing an external write gate signal,

wherein during a write operation the read/write signal indicates a write operation,

wherein at a first time the data valid control signal is asserted for a first period of time less than a codeword of the user data, and

wherein at a second time the read/write gate control signal is asserted, the external write gate means is asserted for second period of time greater than plural codeword of the user data.

237. A read/write channel for a storage media, comprising:

read/write control means for receiving a read/write control signal;

data valid control means for receiving a data valid control signal;

read/write gate means for receiving a read/write gate control signal;

data transceiver means for transmitting and receiving user data; and

an external write gate means for providing an external write gate signal,

wherein during a write operation the read/write signal indicates a write operation,

wherein at a first time the data valid control signal is asserted for a first period of time less than a codeword of the user data, and

wherein at a second time the read/write gate control signal is asserted, the external write gate means is asserted for a second period of time greater than plural codewords of the user data.

238. A latency-independent interface between first and second hardware components, comprising:

read/write control means for receiving a read/write control signal;

data valid control means for providing a data valid control signal;

read/write gate means for receiving a read/write gate control signal;

data transceiver means for transmitting and receiving user data; and

internal gate means for providing an internal read gate signal,

wherein during a read operation the read/write signal indicates a read operation,

wherein at a first time the read/write gate is asserted for a first time period,

wherein at the first time the internal read gate is asserted for a second time period greater than the first time period,

wherein at a second time the data valid control signal is asserted for a third period of time greater than a codeword of the user data.

239. A read/write channel for a storage media, comprising:

read/write control means for receiving a read/write control signal;

data valid control means for providing a data valid control signal;

read/write gate means for receiving a read/write gate control signal;

data transceiver means for transmitting and receiving user data; and

internal gate means for providing an internal read gate signal,

wherein during a read operation the read/write signal indicates a read operation,

wherein at a first time the read/write gate is asserted for a first time period,

wherein at the first time the internal read gate is asserted for a second time period greater than the first time period,

wherein at a second time the data valid control signal is asserted for a third period of time greater than a codeword of the user data.

240. A method for interfacing between first and second hardware components, comprising:

receiving a read/write control signal;

receiving a data valid control signal;

receiving a read/write gate control signal;

transmitting and receiving user data; and

providing an external write gate signal,

wherein during a write operation the read/write signal indicates a write operation,

wherein at a first time the data valid control signal is asserted for a first period of time less than a codeword of the user data, and

wherein at a second time the read/write gate control signal is asserted, the external write gate means is asserted for second period of time greater than plural codeword of the user data.

241. A method of reading from and writing from a storage media, comprising:

receiving a read/write control signal;

receiving a data valid control signal;

receiving a read/write gate control signal;

transmitting and receiving user data; and

providing an external write gate signal,

wherein during a write operation the read/write signal indicates a write operation,

wherein at a first time the data valid control signal is asserted for a first period of time less than a codeword of the user data, and

wherein at a second time the read/write gate control signal is asserted, the external write gate means is asserted for a second period of time greater than plural codewords of the user data.

242. A method for interfacing between first and second hardware, comprising:

receiving a read/write control signal;

providing a data valid control signal;

receiving a read/write gate control signal;

transmitting and receiving user data; and

providing an internal read gate signal,

wherein during a read operation the read/write signal indicates a read operation,

wherein at a first time the read/write gate is asserted for a first time period,

wherein at the first time the internal read gate is asserted for a second time period greater than the first time period,

wherein at a second time the data valid control signal is asserted for a third period of time greater than a codeword of the user data.

243. A method of reading from and writing from a storage media, comprising:

receiving a read/write control signal;

providing a data valid control signal;

receiving a read/write gate control signal;

transmitting and receiving user data; and

providing an internal read gate signal,

wherein during a read operation the read/write signal indicates a read operation,

wherein at a first time the read/write gate is asserted for a first time period,

wherein at the first time the internal read gate is asserted for a second time period greater than the first time period,

wherein at a second time the data valid control signal is asserted for a third period of time greater than a codeword of the user data.

244. A computer program for interfacing between first and second hardware components, comprising:

receiving a read/write control signal;

receiving a data valid control signal;

receiving a read/write gate control signal;

transmitting and receiving user data; and

providing an external write gate signal,

wherein during a write operation the read/write signal indicates a write operation,

wherein at a first time the data valid control signal is asserted for a first period of time less than a codeword of the user data, and

wherein at a second time the read/write gate control signal is asserted, the external write gate means is asserted for second period of time greater than plural codeword of the user data.

245. A computer program reading from and writing from a storage media, comprising:

- receiving a read/write control signal;
- receiving a data valid control signal;
- receiving a read/write gate control signal;
- transmitting and receiving user data; and
- providing an external write gate signal,

wherein during a write operation the read/write signal indicates a write operation,

wherein at a first time the data valid control signal is asserted for a first period of time less than a codeword of the user data, and

wherein at a second time the read/write gate control signal is asserted, the external write gate means is asserted for second period of time greater than plural codewords of the user data.

246. A computer program for interfacing between first and second hardware, comprising:

- receiving a read/write control signal;
- providing a data valid control signal;
- receiving a read/write gate control signal;
- transmitting and receiving user data; and
- providing an internal read gate signal,

wherein during a read operation the read/write signal indicates a read operation,

wherein at a first time the read/write gate is asserted for a first time period,

wherein at the first time the internal read gate is asserted for a second time period greater than the first time period,

wherein at a second time the data valid control signal is asserted for a third period of time greater than a codeword of the user data.

247. A computer program for reading from and writing from a storage media, comprising:

receiving a read/write control signal;

providing a data valid control signal;

receiving a read/write gate control signal;

transmitting and receiving user data; and

providing an internal read gate signal,

wherein during a read operation the read/write signal indicates a read operation,

wherein at a first time the read/write gate is asserted for a first time period,

wherein at the first time the internal read gate is asserted for a second time period greater than the first time period,

wherein at a second time the data valid control signal is asserted for a third period of time greater than a codeword of the user data.

UNITED STATES PATENT AND TRADEMARK OFFICE  
DOCUMENT CLASSIFICATION BARCODE SHEET



# Abstract

6

Level - 2  
Version 1.1

## ABSTRACT

A data transmission system is provided comprising a disk controller and a read channel. The disk controller comprises a controller for controlling said first hardware component, a first clock for receiving a clock signal, a first transceiver for transmitting or receiving data, a first sync mark receiver to receive a sync mark signal, and a first data gate circuit for transmitting a data gate signal. The read channel comprises a second clock for transmitting the clock signal, a second transceiver for transmitting or receiving the data, a second sync mark transmitter transmitting the sync mark signal, and a second data gate circuit for receiving the data gate signal. During a read operation after the data gate signal is transmitted, the controller counts the clock signal when the sync mark is received and when the count is equal the amount of data to be read, a time period is dropped from the clock signal.

UNITED STATES PATENT AND TRADEMARK OFFICE  
DOCUMENT CLASSIFICATION BARCODE SHEET



# Drawings

1000 999 998 997 996 995 994 993 992 991 990 989 988 987 986 985 984 983 982 981 980 979 978 977 976 975 974 973 972 971 970 969 968 967 966 965 964 963 962 961 960 959 958 957 956 955 954 953 952 951 950 949 948 947 946 945 944 943 942 941 940 939 938 937 936 935 934 933 932 931 930 929 928 927 926 925 924 923 922 921 920 919 918 917 916 915 914 913 912 911 910 909 908 907 906 905 904 903 902 901 900 899 898 897 896 895 894 893 892 891 890 889 888 887 886 885 884 883 882 881 880 879 878 877 876 875 874 873 872 871 870 869 868 867 866 865 864 863 862 861 860 859 858 857 856 855 854 853 852 851 850 849 848 847 846 845 844 843 842 841 840 839 838 837 836 835 834 833 832 831 830 829 828 827 826 825 824 823 822 821 820 819 818 817 816 815 814 813 812 811 810 809 808 807 806 805 804 803 802 801 800 799 798 797 796 795 794 793 792 791 790 789 788 787 786 785 784 783 782 781 780 779 778 777 776 775 774 773 772 771 770 769 768 767 766 765 764 763 762 761 760 759 758 757 756 755 754 753 752 751 750 749 748 747 746 745 744 743 742 741 740 739 738 737 736 735 734 733 732 731 730 729 728 727 726 725 724 723 722 721 720 719 718 717 716 715 714 713 712 711 710 709 708 707 706 705 704 703 702 701 700 699 698 697 696 695 694 693 692 691 690 689 688 687 686 685 684 683 682 681 680 679 678 677 676 675 674 673 672 671 670 669 668 667 666 665 664 663 662 661 660 659 658 657 656 655 654 653 652 651 650 649 648 647 646 645 644 643 642 641 640 639 638 637 636 635 634 633 632 631 630 629 628 627 626 625 624 623 622 621 620 619 618 617 616 615 614 613 612 611 610 609 608 607 606 605 604 603 602 601 600 599 598 597 596 595 594 593 592 591 590 599 598 597 596 595 594 593 592 591 590 589 588 587 586 585 584 583 582 581 580 579 578 577 576 575 574 573 572 571 570 569 568 567 566 565 564 563 562 561 560 569 568 567 566 565 564 563 562 561 560 559 558 557 556 555 554 553 552 551 550 559 558 557 556 555 554 553 552 551 550 549 548 547 546 545 544 543 542 541 540 539 538 537 536 535 534 533 532 531 530 539 538 537 536 535 534 533 532 531 530 529 528 527 526 525 524 523 522 521 520 529 528 527 526 525 524 523 522 521 520 519 518 517 516 515 514 513 512 511 510 519 518 517 516 515 514 513 512 511 510 509 508 507 506 505 504 503 502 501 500 509 508 507 506 505 504 503 502 501 500 499 498 497 496 495 494 493 492 491 490 499 498 497 496 495 494 493 492 491 490 489 488 487 486 485 484 483 482 481 480 489 488 487 486 485 484 483 482 481 480 479 478 477 476 475 474 473 472 471 470 479 478 477 476 475 474 473 472 471 470 469 468 467 466 465 464 463 462 461 460 469 468 467 466 465 464 463 462 461 460 459 458 457 456 455 454 453 452 451 450 459 458 457 456 455 454 453 452 451 450 449 448 447 446 445 444 443 442 441 440 449 448 447 446 445 444 443 442 441 440 439 438 437 436 435 434 433 432 431 430 439 438 437 436 435 434 433 432 431 430 429 428 427 426 425 424 423 422 421 420 429 428 427 426 425 424 423 422 421 420 419 418 417 416 415 414 413 412 411 410 419 418 417 416 415 414 413 412 411 410 409 408 407 406 405 404 403 402 401 400 409 408 407 406 405 404 403 402 401 400 399 398 397 396 395 394 393 392 391 390 399 398 397 396 395 394 393 392 391 390 389 388 387 386 385 384 383 382 381 380 389 388 387 386 385 384 383 382 381 380 379 378 377 376 375 374 373 372 371 370 379 378 377 376 375 374 373 372 371 370 369 368 367 366 365 364 363 362 361 360 369 368 367 366 365 364 363 362 361 360 359 358 357 356 355 354 353 352 351 350 359 358 357 356 355 354 353 352 351 350 349 348 347 346 345 344 343 342 341 340 349 348 347 346 345 344 343 342 341 340 339 338 337 336 335 334 333 332 331 330 339 338 337 336 335 334 333 332 331 330 329 328 327 326 325 324 323 322 321 320 329 328 327 326 325 324 323 322 321 320 319 318 317 316 315 314 313 312 311 310 319 318 317 316 315 314 313 312 311 310 309 308 307 306 305 304 303 302 301 300 309 308 307 306 305 304 303 302 301 300 299 298 297 296 295 294 293 292 291 290 299 298 297 296 295 294 293 292 291 290 289 288 287 286 285 284 283 282 281 280 289 288 287 286 285 284 283 282 281 280 279 278 277 276 275 274 273 272 271 270 279 278 277 276 275 274 273 272 271 270 269 268 267 266 265 264 263 262 261 260 269 268 267 266 265 264 263 262 261 260 259 258 257 256 255 254 253 252 251 250 259 258 257 256 255 254 253 252 251 250 249 248 247 246 245 244 243 242 241 240 249 248 247 246 245 244 243 242 241 240 239 238 237 236 235 234 233 232 231 230 239 238 237 236 235 234 233 232 231 230 229 228 227 226 225 224 223 222 221 220 229 228 227 226 225 224 223 222 221 220 219 218 217 216 215 214 213 212 211 210 219 218 217 216 215 214 213 212 211 210 209 208 207 206 205 204 203 202 201 200 209 208 207 206 205 204 203 202 201 200 199 198 197 196 195 194 193 192 191 190 199 198 197 196 195 194 193 192 191 190 189 188 187 186 185 184 183 182 181 180 189 188 187 186 185 184 183 182 181 180 179 178 177 176 175 174 173 172 171 170 179 178 177 176 175 174 173 172 171 170 169 168 167 166 165 164 163 162 161 160 169 168 167 166 165 164 163 162 161 160 159 158 157 156 155 154 153 152 151 150 159 158 157 156 155 154 153 152 151 150 149 148 147 146 145 144 143 142 141 140 149 148 147 146 145 144 143 142 141 140 139 138 137 136 135 134 133 132 131 130 139 138 137 136 135 134 133 132 131 130 129 128 127 126 125 124 123 122 121 120 129 128 127 126 125 124 123 122 121 120 119 118 117 116 115 114 113 112 111 110 119 118 117 116 115 114 113 112 111 110 109 108 107 106 105 104 103 102 101 100 109 108 107 106 105 104 103 102 101 100 99 98 97 96 95 94 93 92 91 90 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 89 88 87 86 85 84 83 82 81 80 79 78 77 76 75 74 73 72 71 70 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

7

Level - 2  
Version 1.1




Fig. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7




Fig. 8




Fig. 9




Fig. 10




Fig. 11




Fig. 12




Fig. 13

22'

20'

24'




Fig. 14





Fig. 15






Fig. 17




Fig. 18




Fig. 19




Fig. 20




Fig. 21




Fig. 22




Fig. 23




Fig. 24

20"

22"

24"




Fig. 25




Fig. 26





Fig. 27






Fig. 29




Fig. 30




Fig. 31




Fig. 32




Fig. 33




Fig. 34




Fig. 35




Fig. 36




Fig. 37




Fig. 38